Loading...
Part# Info IC Features Power Characteristics Temperature and Environmental Ratings Packaging and Physical Characteristics Terminal Characteristcs Standards
Part RoHS Manufacturer Description Programmable IC Type In-System Programmable Organization No. of Outputs Output Function No. of Inputs No. of Macro Cells No. of Product Terms No. of Dedicated Inputs No. of Logic Cells No. of I/O Lines Maximum Clock Frequency Propagation Delay Technology Architecture Sub-Category Additional Features Nominal Supply Voltage Minimum Supply Voltage Maximum Supply Voltage Power Supplies (V) Maximum Operating Temperature Minimum Operating Temperature Temprature Grade Peak Reflow Temperature Moisture Sensitivity Level (MSL) Maximum Time At Peak Reflow Temperature Package Body Material Package Style (Meter) Package Code Package Shape Package Equivalence Code Width Length Maximum Seated Height Packing Method Terminal Position Terminal Form No. of Terminals Terminal Pitch Terminal Finish JESD-30 Code JESD-609 Code JTAG Boundary Scan Test Qualified Screening Level
ISPLSI1024-60LJI by Lattice Semiconductor

ISPLSI1024-60LJI

Lattice Semiconductor

ISPLSI1024-60LJI by Lattice Semiconductor is a 96 macrocell EE PLD with 48 I/O lines, operating at up to 38 MHz. It features a propagation delay of 25 ns and can be in-system programmable, making it ideal for industrial applications requiring fast processing speeds and versatile input/output configurations.

EE PLD

Yes

2 Dedicated Inputs, 48 I/O

Macrocell

96

2

48

38 MHz

25 ns

CMOS

Programmable Logic Devices

In-System Programmable; 4 External Clocks

5

4.5 V

5.5 V

5 V

85 °C (185 °F)

-40 °C (-40 °F)

Industrial

225 °C (437 °F)

3

30 s

Plastic/Epoxy

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

24.2316 mm

24.2316 mm

4.57 mm

Quad

No Lead

68

1.27 mm

Tin/Lead (Sn85Pb15)

S-PQCC-N68

e0

No

No

ISPLSI1024-60LJ by Lattice Semiconductor

ISPLSI1024-60LJ

Lattice Semiconductor

ISPLSI1024-60LJ by Lattice Semiconductor is a 96 macro cell EE PLD with 48 I/O lines, operating at up to 38 MHz. It features a propagation delay of 25 ns and can be in-system programmable for applications requiring fast processing speeds and versatile input/output configurations.

EE PLD

Yes

2 Dedicated Inputs, 48 I/O

Macrocell

96

2

48

38 MHz

25 ns

CMOS

Programmable Logic Devices

In-System Programmable; 4 External Clocks

5

4.75 V

5.25 V

5 V

70 °C (158 °F)

0 °C (32 °F)

Commercial

225 °C (437 °F)

3

30 s

Plastic/Epoxy

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

24.2316 mm

24.2316 mm

4.57 mm

Quad

No Lead

68

1.27 mm

Tin/Lead (Sn85Pb15)

S-PQCC-N68

e0

No

No

EPM7096LC68-10 by Altera

EPM7096LC68-10

Altera

EE PLD; Grading Of Temperature: COMMERCIAL; Form Of Terminal: J BEND; No. of Terminals: 68; Package Code: QCCJ; Package Shape: SQUARE;

EE PLD

No

0 Dedicated Inputs, 52 I/O

Macrocell

96

0

52

125 MHz

10 ns

CMOS

Programmable Logic Devices

Configurable I/O operation with 3.3 V or 5 V

5

4.75 V

5.25 V

3.3/5,5 V

70 °C (158 °F)

0 °C (32 °F)

Commercial

220 °C (428 °F)

3

Plastic/Epoxy

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

24.2316 mm

24.2316 mm

5.08 mm

Quad

J Bend

68

1.27 mm

Tin Lead

S-PQCC-J68

e0

No

No

EPM7096LC68-12 by Altera

EPM7096LC68-12

Altera

EE PLD; Grading Of Temperature: COMMERCIAL; Form Of Terminal: J BEND; No. of Terminals: 68; Package Code: QCCJ; Package Shape: SQUARE;

EE PLD

No

0 Dedicated Inputs, 52 I/O

Macrocell

96

0

52

125 MHz

12 ns

CMOS

Programmable Logic Devices

Configurable I/O operation with 3.3 V or 5 V

5

4.75 V

5.25 V

3.3/5,5 V

70 °C (158 °F)

0 °C (32 °F)

Commercial

220 °C (428 °F)

3

Plastic/Epoxy

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

24.2316 mm

24.2316 mm

5.08 mm

Quad

J Bend

68

1.27 mm

Tin Lead

S-PQCC-J68

e0

No

No

EPM7096LC68-15 by Altera

EPM7096LC68-15

Altera

EE PLD; Grading Of Temperature: COMMERCIAL; Form Of Terminal: J BEND; No. of Terminals: 68; Package Code: QCCJ; Package Shape: SQUARE;

EE PLD

No

0 Dedicated Inputs, 52 I/O

Macrocell

96

0

52

100 MHz

15 ns

CMOS

Programmable Logic Devices

Configurable I/O operation with 3.3 V or 5 V

5

4.75 V

5.25 V

3.3/5,5 V

70 °C (158 °F)

0 °C (32 °F)

Commercial

220 °C (428 °F)

3

Plastic/Epoxy

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

24.2316 mm

24.2316 mm

5.08 mm

Quad

J Bend

68

1.27 mm

Tin Lead

S-PQCC-J68

e0

No

No

EPM7096LC68-7 by Altera

EPM7096LC68-7

Altera

EE PLD; Grading Of Temperature: COMMERCIAL; Form Of Terminal: J BEND; No. of Terminals: 68; Package Code: QCCJ; Package Shape: SQUARE;

EE PLD

No

0 Dedicated Inputs, 52 I/O

Macrocell

96

0

52

166.7 MHz

7.5 ns

CMOS

Programmable Logic Devices

Configurable I/O operation with 3.3 V or 5 V

5

4.75 V

5.25 V

3.3/5,5 V

70 °C (158 °F)

0 °C (32 °F)

Commercial

220 °C (428 °F)

3

Plastic/Epoxy

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

24.2316 mm

24.2316 mm

5.08 mm

Quad

J Bend

68

1.27 mm

Tin Lead

S-PQCC-J68

e0

No

No

EPM7096LI68-15 by Altera

EPM7096LI68-15

Altera

EPM7096LI68-15 by Altera is a 96 macrocell EE PLD with 52 I/O lines, operating at up to 100 MHz. It features a propagation delay of 15 ns and supports a max supply voltage of 5.5 V. Ideal for industrial applications requiring high-speed programmable logic devices in a square chip carrier package.

EE PLD

No

0 Dedicated Inputs, 52 I/O

Macrocell

96

0

52

100 MHz

15 ns

CMOS

Programmable Logic Devices

Configurable I/O operation with 3.3 V or 5 V

5

4.5 V

5.5 V

3.3/5,5 V

85 °C (185 °F)

-40 °C (-40 °F)

Industrial

220 °C (428 °F)

3

Plastic/Epoxy

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

24.2316 mm

24.2316 mm

5.08 mm

Quad

J Bend

68

1.27 mm

Tin Lead

S-PQCC-J68

e0

No

No

ATF1504AS-10JC68 by Atmel

ATF1504AS-10JC68

Atmel

Atmel ATF1504AS-10JC68 is a 64 macrocell EE PLD with 10ns propagation delay, operating at 125MHz. In-system programmable, it has 48 I/O lines and JTAG boundary scan test for commercial applications in programmable logic devices.

EE PLD

Yes

0 Dedicated Inputs, 48 I/O

Macrocell

64

0

48

125 MHz

10 ns

CMOS

Programmable Logic Devices

64 Macrocells; In-system programmable; JTAG boundry-scan test circuitry

5

4.75 V

5.25 V

3.3/5,5 V

70 °C (158 °F)

0 °C (32 °F)

Commercial

225 °C (437 °F)

3

Plastic/Epoxy

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

24.2316 mm

24.2316 mm

4.57 mm

Quad

J Bend

68

1.27 mm

Tin Lead

S-PQCC-J68

e0

Yes

No

EP1800ILC-70 by Altera

EP1800ILC-70

Altera

OT PLD; Grading Of Temperature: COMMERCIAL; Form Of Terminal: J BEND; No. of Terminals: 68; Package Code: QCCJ; Package Shape: SQUARE;

OT PLD

No

48

70 ns

CMOS

Programmable Logic Devices

5

5 V

70 °C (158 °F)

0 °C (32 °F)

Commercial

220 °C (428 °F)

Plastic

Chip Carrier

QCCJ

Square

LDCC68,1.0SQ

Quad

J Bend

68

1.27 mm

Tin Lead

S-PQCC-J68

e0

No

No